Introduction to RTL Design Using Verilog HDL